Accès ouvert

A CMOS Morlet Wavelet Generator

Article scientifique 2017 Anglais

Résumé

The design and characterization of a CMOS circuit for Morlet wavelet generation is introduced. With the proposed Morlet wavelet circuit, it is possible to reach a low power consumption, improve standard deviation () control and also have a small form factor. A prototype in a double poly, three metal layers, 0.5m CMOS process from MOSIS foundry was carried out in order to verify the functionality of the proposal. However, the design methodology can be extended to different CMOS processes. According to the performance exhibited by the circuit, may be useful in many different signal processing tasks such as nonlinear time-variant systems.

Citer ce document

Bautista-Castillo, A., Rocha-Perez, J., Díaz‐Sánchez, A., Lemus-López, J., Sánchez‐Gaspariano, L. (2017). A CMOS Morlet Wavelet Generator. https://doi.org/10.13164/re.2017.0263

Accès au document

Voir sur le dépôt source

Ce document est hébergé sur son dépôt institutionnel d'origine.

Auteur(s)

Alejandro I. Bautista-Castillo Jose M. Rocha-Perez Alejandro Díaz‐Sánchez J. Lemus-López Luis A. Sánchez‐Gaspariano

Statistiques

Consultations : 3

Téléchargements : 0